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Section 1
INTRODUCTION AND SUMMARY
Schottky diodes have long been attractive for high power applications by
virtue of their reduced power loss in forward conduction and their rapid re-
covery time compared with p-n junction rectifiers.
	
These virtues are balanced
by the disadvantages of greater reverse leakage current, lower reverse bias
breakdown voltage, and far greater variability in electrical characteristics due
to processing problems. 	 Severe compromises must thus be made in balancing
forward drop against reverse leakage current and voltage.	 The dominant ma-
terial parameter determining both forward drop and reverse leakages is Pb,
the metal- silicon Schottky barrier height.	 Notwithstanding this, reliable data
for the barrier heights of various metals against silicon, obtained from well
characterized metal-silicon interfaces fabricated by a reproducible process,} ,e
have not hitherto been available, with but a few exceptions.	 The basic data
required to make the design compromises needed for optimum Schottky rectifier
design have thus not been available. 	 The reason for this is the same as for the
variability in Si Schottky diode electrical characteristics- - the great difficulty
U in removing the last fraction of a monolayer of native SiO 2 inevitably present
upon a silicon surface and getting intimate, direct, contact between the barrier
metal and the silicon.
{ Phase I of the present effort comprised the acquisition of the barrier data
^l and processing parameters required to design the diode of the contract specifi-
cations.
	
Phase II was concerned with the actual fabrication and testing of devices
!	 y
i
built applying the technology and following the design of Phase I.
Our efforts were focused upon the contract specification goals.
	
These were
(a) Reverse D. C. blocking capability of 200 volts, (b) 0. 6 volt max forward drop
at 25 amp forward D.C. current, ( c) maximum reverse leakage of 50 ma at 100°C,
and ( d) 50 nsec reverse recovery time.
We have developed reproducible methods for the fabricating of Schottky
•	 jf diodes for the metals tungsten, aluminum, conventional platinum- silicide andy low temperature platinum silicide.
	 We have measured barrier heights anda barrier lowering for these materials thereby allowing us to predict accurately
the reverse junction leakage and the ideal forward characteristics for any specific
diode design.	 We have, further, developed a processing procedure which results
in high-yield fabrication of large area mesa geometry Schottky diodes with re-
verse breakdown capability that is upwards of 50% of theoretical values.
	
We have,
in brief, generated the baseline data--ideal material parameters; processing
sequences; and knowledge of practical limits--that are required for the design
1f and fabrication of high power-high voltage Schottky diode wafers.
	
Additional
xi effort is required in assembly procedures.
II
;ir, -
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Section 2
INTRODUCTORY TECHNICAL DISCUSSION
2. 1 General Characteristics of Schottkv Diodes
In order to provide a, framework for discussion, it will be beneficial to
consider some of the basic physics of metal-semiconductor contacts. When-
ever a metal contacts silicon, a potential barrier is formed between the two.
The situation for n-type Si is illustrated schematically in Fig. 1. In the
Schottky theory of barrier formation, (1, 2)
,Pb = cpm
 - Xs	 (1)
where cpm is the metallic work function and Xs is the electron affinity of the Si.
A second model of barrier formation, due to Bardeen, (3) gives
cpb
 = CPg - 'PO
	
(2)
where cpg is the Si energy gap and cpo is the energy of the highest filled surface
{{	 states, measured with respect to the top of the valence band at the surface.
^^/
i)
C
F	 Ob	 Ec
------------EF
EV
ft"
r
k, Fig. 1 Metal-semiconductor interface before and after contact formation.
(b) METAL- SEMICONDUCTOR BARRIER
AFTER CONTACT AND IN THERMAL
EQUILIBRIUM.
2
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Experimental data (4, 5) seem to indicate that the true barrier height lies some-
where between the values predicted by (1) and (2).
In general, the current -voltage characteristic of a Schottky diode is repre-
sented by
J = J [ex ^ eV-IR)(
^ -1Jsp 	 n1tT
where V is the applied voltage, I is the total current, R is the sum of all series
resistances in the device, n is a " slope" factor which indicates a deviation
from " ideality" in a given device, and Js is the " saturated emission current"
given by
(^ ebb
Js = A* T a
 exp I - kT
	
(4)
(3)
where Air is the effective Richardson constant and cpb is the barrier height.
Equations (3) and (4) assume that thermionic emission over the barrier is the
dominant transport mechanism and the deviation of n from unity is a measure
of the departure from this assumption. It is seen from (3) that large values of
n will be responsible for excessive voltage drops in the forward direction, as
well as large values of R.
Although (3) and (4) accurately describe most forward characteristics,
reverse leakages in excess of that predicted by (3), i. e. , J > J s are frequently
observed, particularly at high values of reverse bias. This effect is due to
three separate sources. The first of these sources is the presence of a
generation -recombination current. The second contribution to the " excess"
reverse leakage is due to an image lowering of the barrier at high fields(5)
and the value of cPb used in (4) should be modified to cp b - Acpb where 6% is
given by(7)
i/a
qE
6% - 14rce l	 +aem	 (5)
s
where em is the maximum electric field existing at the metal-semiconductor
interface, es is the dielectric permittivity of the semiconductor, and a is an
empirical parameter. Unfortunately, the aEm term in (5) is not always negli-
gible and therefore it is not possible to calculate the barrier lowering accurately
Since the " ?xcess" device leakage current depends exponentially on &cpb, it be-
comes necessary to make a precise measurement of pcpb in order to opecify the
leakage current for a given device design. A third contribution to the "excess"
reverse current may arise from surface leakage currents.
3
s. ,_I
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2.2 Exp.:rimental Determination of Schottky Diode Parameters
These preceding considerations show that the important parameters in
Schottky diode design are cpb, n and if high reverse voltages (Vr) are required,
a knowledge of Acp(Vr) is also required. Of these, n is most easily obtained.
From (3) it is seen that n can be obtained from the slope of a log J vs (V-IR)
plot for eV > —3nkT. J s can be obtained from the zero voltage intercept of the
same plot, and can then be used to calculate cpp, using (4). There may be some
doubt as to the correct value of A* to be used, 43 , s) but the value of spb determined
in this manner, is not particularly sensitive to the value of A* used. A second
method of determining cpb is from a measurement of depletion capacitance vs
reverse bias. (10) This method also yields the value of N d (or Na) the density of
donors (acceptors) in the semiconductor. A final method of determining cpb
is by photoemission over the barrier. (11) With this method, the interface is
illuminated through the Si, and the zero current intercept of the extrapolated
photocurrent (into the Si) vs photon energy plot gives the barrier height. Illu-
mination through the Si is possible because the barrier heights are less than
the band gap of Si. It is desirable to measure cpb by several methods on the
same device. Any significant variation in the value determined by the indepen-
dent measurements is an indication of a faulty measurement, or the presence
of complicating factors (such as a nonintimate metal-Si contact) in the interface
regions. Whatever the cause of these complicating factors, the result is to	
J
produce an essentially noncharacte riz able device and thus all measurements
made on such a device are to be distrusted.
Of the three parameters discussed, the measurement of Acpb(Vr) is by far
the most difficult. It is possible to make photo-measurements as a function of
reverse bias and thus obtain Acpb(Vr), but for large values of Vr, the presence
of a large thermionic current over the barrier so dominates the photo current
that even ac measurement techniques are often unreliable. The problem is
further compounded if a measurement of Acpb(Vr) is attempted at elevated
temperatures.
A second method of obtaining Acpb(Vr) is t;, measure the reverse leakage
current as a function of reverse bias. The " excess" leakage current can then
be used to obtain Acpb
 using Eq. (4). Although this is a relatively quick and	 jl
simple measurement it is somewhat unreliable since the implicit assumption
	
e
is made that all the reverse leakage current is due to thermionic current over
the barrier. The presence of other contributions to the reverse leakage cur-	 I^
rent will lead to erroneously high values of Acpb(Vr).
U
A third method of determining Acpb(Vr) involves measurement of the
reverse leakage current (Ir ) at a fixed value of reverse bias as a function ofjunction (contact) temperature. The slope of a plot of log I r vs 1/T will then
give cpb at the given value of reverse bias. A complete knowledge of Acpb(vr)
requires measurement of Ir as a function of temperature at a series of reverse
bias values. Care must be taken to insure that the junction temperature is
measured accurately. Once again the assumption is made that all of the reverse
4
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current is due to thermionic current over the barrier. How%-,n^ e, with this
method the validity of that assumption can be checked, since the presence of
other contributions to the reverse current will in general produce a nonlinear
log Ir vs 1/T plot. This can then be used as an indication that a false value
Of ®epb has been measured.
2.3 Reverse Breakdown Considerations
Under reverse bias conditions, the Schottky barrier supports the external
voltage in a way quite similar to a p-n junction under similar conditions. In
the underlying silicon, a depletion region is formed from which essentially all
mobile charge is removed leaving the ionized impurities to create a space-
charge region. The resulting electric field supports the applied voltage. The
numerical values of resistivity and thickness of depletion layer encountered in
Schottky rectifier design are quite comparable to those found in p-n junction
rectifiers. Figure 2 illustrates the design of such blocking layers. U 1) Here
we have plotted a family of curves showing the relationship between resistivity
and depletion layer thickness for various choices of breakdown voltage.
Figure 2 applies for designs in which the depletion layer is considered to
be plane parallel. If, however, the depletion layer takes the shape normally
associated with a planar junction, then the curves of Fig. 3 must be used. (12)
Here we see that for a hemispherical approximation to a planar junction the
curvature, because of the increased field intensity, causes the breakdown
Fig. 2 Voltage
variation of depletion
width and avalanche
breakdown voltage
for ideal planar
step junction.
*I
t.w}
6 a
6f4
s
voltage for the junction to be lower than it would be otherwise. Theoretically,
it is possible to make planar junctions of reasonable dimensions up to about
1000 volts breakdown. More frequently one uses the planar technique for
lower voltage applications.
The effect of junction or depletion layer curvature becomes increasingly
significant as the radius of the curved portion becomes smaller, as Fig. 3
illustrates. In Schottky barrier devices this difficulty becomes acute because
the effective radius of the depletion layer near the edges of the Schottky metal
layer becomes very -mall indeed. The electric field, therefore, is greatly
enhanced and may exceed the avalanche field intensity of silicon (see"Cig. 4).
This difficulty ..en be avoided by providing a diffused guard ring region under
the periphery of the inetal-semicoriductcr interface as is illustrated in Fig. 5.
In effect, a junction diode is 1.1aced in parallel with the Schottky diode. It does
not contribute in any important way to forward conducting characteristics be-
cause the on-state voltage drop of the Schottky diode is less than that of the
junction diode. In the reverse direction, however, this diffused region acta to
increase the radius of curvature of the depletion layer a. the place where,
without its presence, the radius would be very sniall. A significant reduction
in elec°.r°ic field is thus accomplished and the reverse characteristics of the
diodes so made are considerably improved.
rj_IOµ Si
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Fig. 3 The effects of junction curvature upon avalanche breakdown voltage.
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Fig. d Schottky diode with p-n junction guard ring.
A similar effect can be obtained by use of the MOS effect as illustrated in
the device of Fig. 6. Here the cxide surrounding the mei ~ 1-semiconductor cc,t-
tact is made of an appropriate thickness so that under reverse bias conditions
inversion of the surface of the Alicon can occur and the depletion layer is thus
extended laterally beyond the region of Schottky action. By properly shaping
the oxide near the edge of the contact, this action can spread the depletion
layer across the surface much more rapidly than it spreads vertically away
from the surface and low surface electric field can be maintained. This
technique is difficult to implement in practice, however, because the detailed
shape of the oxide edge at the boundary of the Schottky metallization is crucial.
Still another approach to reducing the surface field (13) of the edge of the
Schottky junction is illustrated in Fig. 7. This technique applies principally
to power Schottky devices where the dimensions of the device permit beveling
of the edge of the pellet without requiring a large increase in the area of the
silicon pellet. This technique is directly analogous to that used in many p-n
junction diodes where re luced surface electric fields are provided by properly
shaping the edge of the silicon pellet.
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Fig. 8 Schottky diode with beveled oxide to redroe field concentration.
i LAYER	 DEPLETION LAYER
ALONG	 BOUNDARY
EDGE	
^IETALJFIELD
711	 I
-OXIDE
p+GUARD RING(OPTIONAL)
EPITAXIAL SI
SUBSTRATE
Fig. 7 Schottky diode with bo..L p+ guard ring and edge beveling.
Yet another approach to reducing the surface field at the edge relies on
forming the contac+ cn a "mesa" as is shown in Fig. 8. 	 This method incor-
porates some of the features of the MOS technique and the beveling technique
in a manner which offers great advantages in terms of device fabrication.
Thr extension of the metallization over the oxide, combined with the " mesa"
shape, results in the equipotentials in the Si being displaced away from k
metal-Si contact edge rather than " crowding" toward it as is the case illus-
trated in Fig. 4.	 This results in a decrease rather than an enhancement of
the electric field at the contact edge.
	
It is true that the field is enhanced at
the edge of the metallization, but this edge is over the oxide which is easily
capable of supporting the increased electric field there.
	
This technique has
a further advantage over the guard ring approach in that it elhr,inates several
process steps (cutting the guard ring in the oxide, diffusing the guard ring, !.
and etching the Si to minimize the series drop as is discussed in Sec. 2.5.2).
All of the above techniques, whether singly, or in combination, can be
employed to minimize the concentration of electric fields at the perimeter of
the Schottky metal-semiconductor interface region and thus provide suitable,y
low current reverse blocking characteristics.
	
The influence of surface G-
impurities is also much reduced in this way. a
Fig. 8 Mesa Schottky diode.
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It was our opinion at the outset of the contract effort that the mesa
geometry represented the best approach to meeting the contract goals. Most
!'3 'r
	
	important, this approach affords a way to fabricate a power Schottky diode
with the minimum possible series resistance. The reason for this is that the
breakdown voltage observed with this structure is that for a planar device, since
the field is reduced rather than enhanced at the contact edges. Thus the required
Si resistivity for a given breakdown voltage is the minimum possible value, and
is determined solely by the required breakdown voltage, and not by the radius of
curvature of the guard ring junction. In addition, the fact that there is no deep
guard ring diffusion implies that the required thickness of the epitaxial, layer is
just equal to the depletion width at breakdown, as given by the curves in Fig. 2.
'o
	
	This means that the minimum possible epitaxial thickness can be employed, with-
out using the acid etching technique to reduce thickness described by Heymann
	
" !	 and Petruz glla.( 14) Since the series resistance of a Schottky diode is proportional
to the product of the epitaxial thickness aixd resistivity, the mesa geometry offers
	
++	 the theoretical minimum series resistance for a given breakdown voltage, and
presents the designer with the opportunity to achieve the nearest approach possible
to ideal forward characteristics.
2. 4 Effect of Barrier Height on Schottky Diode Performance
r Most carefully done metal depositions on good quality, clean Si with proper
	
1	 contact geometry result in n values [in (3)] between 1. 0 and 1. 1, and thus n is
snot of primary importance in determining device ; performance. Because of the
exponential dependence of Js on %, cpb is by far the most important factor in
determining diode performance. This fact is evident from the results of Heymann
and Petruzella, (14) who noted that with W-Si Schottky diodes (cpb a 0. 67 eV),
they could easily meet the required 25A at 0. 5V forward conditioci (I > 30A
at 0.5V was obtained) but failed to meet the 100 ma at 100V reverse leakage
criterion at 100°C. They also noted that using conventional PtSi-Si Schottky
diodes (cpb a 0. 85 eV), they could easily meet the required reverse leakages
at 100°C (Ir < 0. 4 ma was obtained) but that with these devices they experienced
difficulty meeting the forward requirements. From these observations it is
'	 k
^" 9
max.-I
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clear that the ideal device would employ a barrier intermediate to that of W
and conventional PtSi. This would allow one to " trade" some of the " excess"
forward current capability for reverse leakage at 100°C.
In concluding their report, Reymann and Petruzella (14) suggest that the
limitation of the conventional PtSi-Si guard ring structure has been reached.
They state that:
" A forward voltage drop of 0. 5 V for a 100°C Schottky device with
blocking capability of 100V or higher would always be a problem 	 a
regardless of size due to the inherent high voltage of the barrier
required. In the case of (conventional) platinum silicide, the barrier
voltage is about 0. 4 volt for a 100 volt device. When the voltage due
to solders and contacts of about 0. 1 volt is added, the desired limit
of the forward voltage is reached without even considering the
resistive drop in the silicon. "
These considerations make it clear that a continuous range of (Pb values
between W (0. 67 eV) and conventional PtSi (0.85 eV) would be desirable in
order to provide for the optimum Schottky design over a wide range of reverse
voltages and temperatures. Obviously such a continuous range is not
physically possible, but our research at GE Corporate Research and Develop-
ment has provided a number of acceptable contact materials and deposition
processes which span this desired range and provide us with a unique capa-
bility for Schottky diode design and fabrication. These materials and processes
are discussed in Sections 2. 5. 4 and 2. 6.
s1
2. 5 Effect of Silicon Properties on Schottky Diode Performance
2. 5. 1 Effect of Minority Carrier Lifetime
Certain material properties which affect the forward voltage characteristics
of conventional junction rectifiers have much less significance when considering
design of Schottky devices. The minority carrier lifetime, for example, which
affects the forward conducting voltage drop of a p-n junction diode due to its
influence on the diffusion length of minority carriers, has relatively little effect
on the forward characteristics of a Schottky diode. Of course, in the reverse
blocking condition, since recombination centers act as charge generation sites,
one would expect similar behavior for both devices; that is, low lifetime mate-
rial would cause increased space-charge generation current and thus a higher
leakage current under reverse bias.' But in the forward bias condition, since
the Schottky diode is a majority carrier device, recombination and lifetime
considerations need not be considered.
2. 5. 2 Effect of Si Resistivity (doping density) and Carrier Mobility
To take the place of lifetime as a determining factor in the conducting volt- 	 M
age drop, one must take into account the series resistance of the silicon and
10
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other layers used in the device. Conductivity modulation plays an important
role in p-n junction rectifiers in reducing the effective series resistance of
the silicon layers present in the active areas of the device. In a Schottky diode,
however, conductivity modulation plays practically no part. Therefore, a
series 	 is encountered in the Schottky diode which may be a signif-
icant fraction of the total resistance of the active device. One cann a t reduce - -
the series resistance below a certain point, because this implies reducing the
resistivity of the silicon under the barrier, and thus reducing the reversr
breakdown capability of the device. On the other hand, if the resistivity of
the silicon is higher than necessary, the series resistance will be unduly
raised, and either the forward conducting drop will rise, or the area of the device
would have to be ir:creased to compensate.
One approach toward minimizing the series resistance of a power Schottky
+
	
	 diode is that adopted by Heymann and Petruzella, (14) who used epitaxial mate-
rial and then further thinned the high resistivity Si under the contact to provide
a structure with minimum series resistance consistent with the regiiired reverse
k'
	
	
breakdown specifications. Another approach is the mesa technique discussed
in Sec. 2.3.
A second effect of Si resistivity on Schottky diode performance has already
been discussed, in Sec. 2. 3 (effect of p on the reverse breakdown). Two other
possible effects of resistivity must also be considered. They are the effect of
p on barrier height and the effect of p on the image lowering of the barrier under
high reverse bias. A study has indicated that the barrier height in silicon is
I
	
	
independent of doping density over the range 0. 15 ohm-cm < p< 20 ohm-cm.
Since this range includes the resistivities normally employed in Schottky
diode fabrication, we may conclude that cpb is independent of p. The dependence
of p on p results from the dependence of em (Eq. 5) on p, and is of the
form ) 8m « 1
The carrier mobility does not exert a direct influence on Schottky diode
1
	
	 performance. However, it must be remembered that the mobility is a :unction
of doping density, and therefore the usual studies which involve a variation of
resistivity also include a variation of mobility as a result.
2. 5. 3 Effect of Dislocation Density and Surface Defects
One effect of high dislocation density has already been discussed in Sec.
2.5. 1. A second, more subtle, effect occurs when etch down processes are
employed to minimize the series resistance. Preferential etching may occur
at the site of a crystal defect, leading to a reduced epitaxial thickness at that
point. A second effect of preferential etching is to create etch pits which
give rise to high field points in reverse bias. Both of these effects can sig-
nificantly reduce the reverse breakdown voltage of a given device. These
considerations become more important for large area barriers.
i
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2. 5. 4 Si Orientation Effects
One area of possible importance which has received little attention is the
effect of Si orientation on device performance. The orientation of Si used to
'brleate tl^l L:xx•i°ie iiii : t b^ exF^ ^!c4 '.c irfl^^Qr	 rh^^^ d;^^^	 'km^'t.^?re, -11..1	 1	 114
of which have an influence on Js , as given by Eq. (4); these are A ,. A%(Vr),
and cpb itself. Effects of orientations on A* have been shown (8) to be small for
Si [A'., varies by less than 5 percent from (100) to (111)) and since device
characteristics are only weakly influenced by the value of Ay, this effect is
unimportant. Possible effects of orientation on 6cPb(V r ) would come through
the atm term in (5). This term arises from " the presence of a bound charge
distribution near the metal-semiconductor interiace` '7, anti t1tu5 iiiigiil uc
	 1
sensitive to the detailed atomic arrangement of the Si at the interface.
Such effects are not well understood, and require careful study, because of
the profound effect barrier lowering has on reverse leakage currents. Equally
important is the effect of orientation on cp b, and the resultant effect on diode
performan: a as discussed in Sec. 2. 4.
Research previously done at GE Corporate Research and Development has
indicated that an orientation effect on barrier height does exist and should prove
valuable in the design of a wide range of Schottky devices. Our results for Al
have been confirmed by Gutknecht and Strutt. (15 ) Preliminary data showing
the barrier heights and orientation effects of the materials we have studied
to date are shown in Fig. 9. Figure 9 shows that use of the orientation effect
enables us to choose the barrier material and Si orientation which results in
the most nearly optimum diode design to meet the required specifications.
In Fig. 9 we have plotted two sets of data for PtSi, one labeled " conv. " for 0
PtSi contacts formed in a conventional manner, I. e., sputter-nepositing 400A
of Pt onto Si, then heating the samples to 600'C for 20 min in a high purity argon
atmosphere. The data labeled " low" refer to contacts formed by our low
temperature process, described in Sec. 2. 6.
The only barrier heights we have listed on Fig.9 are for those materials for
which reliable processes for contact formation exist. We exclude from this
•
	
	 list materials and processes which produce diodes with large n values, or
result in a large variation of barrier heights from device to device. The
principal cause of this variation is the presence of a thin " native" oxide on
Si.
2. 6 New Barrier Materials
4
A new technology which we feel provides a significant advantage is the
" low temperature" PtSi-Si contact system which we have developed and which,
when used in conjunction with the (111) Si orientation provides us with a
material having a barrier height of 0. 78 eV. Although we do not understand
how this material is different from conventionally formed PtSi-Si contacts,
we have shown that we can reproducibly form this new contact.
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Fig. 9 Barrier heights of W, Al, conventionally formed Pt-Si and low tem-
perature Pt-Si for major n-Si crystallographic orientations.
As discussed in Sec. 2. 5. 4 PtSi contacts are conventionally formed by
sputter depositing Pt onto Si and then heating the wafer in an inert atmosphere
to a temperature of approximately 6000 0 to allow the Pt to react with the Si.
In our new ) process, we sputter deposit the Pt onto a heated Si wafer so that
the reaction proceeds simultaneously with deposition. The normal thickness
of the deposited Pt layer is 400A.
Although this new material appears attractive because it offers a barrier
height intermediate to that of W a.-id conventional Pt5i, two other important factors
must be considered before we can a • cept it as a useful barrier material. The
first question one must ask is how reproducibly can this material be formed,
and the second is are the n values suitably low to yield high-quality Schottky
diodes. Experimental data bearing on these two points will be pre3ented in
Sec. 3.
..
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Section 3
ACQUISITION OF BARRIER DATA
One aspect of the program which received a great deal of attention in
Phase I was the acquisition of barrier data. These efforts can be conveniently
divided into two primary areas: first, the verification of the variation of
Schottky barrier height with crystal orientation of the silicon substrate, for
several potentially useful barrier materials; and, second, the determination
of the magnitude of the barrier lowering under reverse bias for these barrier
materials.
3. 1 Barrier Height and Quality
As was discussed in Sec. 2. 1, a knowledge of the barrier height cpb is
of prime importance in describing the performance of a Schottky diode. In
addition to this information, a knowledge of the variation of % across an area
comparable to that of the proposed diode is important. This is especially true
for large area, hig!i current devices since those areas with low values of cpb
will tend to conduct the highest current density [in accord with Eqs. (3) and
(4)] and this effect could conceivably result in device failure because of localized
" burnout. " Also of importance is the n value of the contact, since excessively
large n values result in excessive forward voltage drops. This section deals
with the measurement of these three parameters.
The most reliable (and simplest) method of determining the barrier height
was found to be the extrapolation of log I vs V plot to the origin as detailed
in Sec. 2.2. This procedure also has the advantage that the n value can be
determined from the slope of the curve. Typical results are shown in rig. 10
for small area (9. 3 x 10- 4 cm2 ), low temperature PtSi-Si contacts to the three
crystal faces investigated, (111), (110), and (100). A computer least squares
fitting procedure was employed to determine the n and cp b values shown in the
figure. The value of cp b
 was also checked in a few cases by the reverse
capacitance-voltage method, but the precision was found to be far less by this
latter method. Measurements of the barrier height were made for Al, W,
" conventionally" formed PtSi, and low temperature PtSi contacts to silicon.
For the " conventionally" formed PtSi, a 600°C, 20-minute heat treatment in
argon was employed to react the Pt and Si subsequent to deposition. The results
of the barrier height and n value measurements are summarized in Table I.
3.2 Reproducibility
Table I also shows the results of a number of measurements which were
made in order to determine the spread of cp b
 values across a wafer. The
spread was determined by fabricating a number of small (A = 9 x 10- 4 cm2)
Schottky contacts on 0. 020-inch centers on a wafer. A constant current source
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was used to pass a fixed current (I = 10 -6 amp in this case) through ea-h device
and the forward drop across the diode was measured. In the ideal case
(n = 1, R = 0), Eqs. (3) and (4) show that the variation in forward drop isjust egl+a.L to the variation in cpb across the wafer provided V > — 3 kT. Since
R is never zero, the value of 1 was selected to satisfy the two inequalities,
V> 3kT
V >> IR.
Non-unity n values are still a problem, however, and so the variation in
forward drop actually includes both variations in cpb and variations in n and
15
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TABLE I
BARRIER HEIGHTS, n VALUES AND FORWARD
DROP RANGE FOR SEVERAL CONTACT SYSTEMS
CONTACT CRYSTAL NUMBER OF TYPICAL
MATERIAL ORIENTATION ^(eV) ^V(vol ts) SAMPLES n
Al <100> .760 + .014 231 1.04
Al <111> .732 + .012 530 1.02
Al <111> .708 + .008 601 1.04
Al <110> .760 + .008 105 1.05
W <100> .690 + .018 531 1.05
W <111> .688 + .012 623 1.02
W <110> .685 + .017 358 1.02
Conv. PtSi <100> .871 + .018 217 1.08
Conv. PtSi <111> .846 + .016
_
291 1.08
Conv. PtSi <110> .851 + .022 215 1.13
Low PtSi <100> .900 + .003* 10 1.02
Low PtSi <111> .780 + .002 1750 1.03
Low PtSi <110>
 .856 + .002* 20 1.05
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r^
y;
,i
I
o^
w
* On account of the small number of samples of these orientations,
the AV values represent the range of the entire lot, rather than
907 of the samples as for the other entries in the table.
uB
thus represents a II worst case" estimate of the variation in %, assuming (Pb
and n to be essentially independent. This latter assumption was found to be
the case for all samples investigated, with the exception of the conventionally
formed PtSi contacts where a correlation between high n and low cp b
 values
was observed.
The reason for using this procedure to determine the variation in cpb was
that in this case only a single measurement was required, whereas to determine
cpb from the I-V characteristic required at least 3 and preferably 10 measure-
ments; thus the time required was greatly reduced. 	 To insure that no system-
atic error crept into this procedure, however, cpb and n were determined in-
dependently for 10 to 20 randomly selected diodes for each of the contact com-
binations listed in Table I.	 The pV values shown in Table I represent the
voltage range which included 90% of the samples investigated; the sample size
° is also listed.	 The only exceptions to this rule are for the low temperature
PtSi contacts to (100) and (11, )) Si where only a small number of samples
ham° were measured and the pV values shown represent the range for the entire
lot.	 Although only a small number of samples of low temperature PtSi to
(100) or (110) Si were measured, the uniformity of this type of contact is
clearly demonstrated by the (111) results where 1750 diodes were measured,
i representing the spread across an entire 11/4-inch diameter wafer. 	 The
actual distribution of measured forward voltage drop for the low temperature4 PtSi-(111) Si case is shown in Fig. 11.	 There is no reason to expect that
the variation of barrier height across other crystal faces will be significantly{ different than that across the (111) face.
F	 ii
P	 G It should be noted in Tdole I that there are two entries for Al - ( 111 ) Si
contacts; these represent samples from different wafers, which were It sintered"
in separate runs.	 The variation in barrier height from one sample to the
?( other is most probably due to small differences in the actual sintering con-
' ditions, and this run to run variation is typical of what was observed in the
i Al measurements.
	
The II sintering II P	 samples procedure for the Al 	 consistedP
of heating the sample at —450°C for 1/2 hour in a reducing atmosphere.
3.3 Barrier Lowering
Equation (5) indicates that barrier lowering is a function of Pm, the
electric field at the metal-semiconductor interface. 	 Unfortunately 8m is not
directly measurable, but must be determined from the reverse voltage,j Vr, and the net impurity concentration in the semiconductor.
	
Thus a descrip-
tion of barrier lowering requires two essentially independent measurements,
the first to determine Pm(Vr) and the second to determine 6cpb(Vr). 	 The
procedure used in this study was to determine Nd(XD) and XD (Vr) by mea-
suring the depletion capacitance of the Schottky barriers as a function of
Vr.	 Here Nd is the net donor concentration at XD, the depletion length
when Vr is applied.	 em(Vr) can then be determined from
- 17
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r XD
Cm = eO + eJ	Nd(X)dX	 (6)0
where 2D ^s the" built-in" field due to the barrier. A typical em(Vr) curve
obtained in this manner is shown in Fig. 12, for an average net donor con-
centration of —6 X 1014 cm -3 . Local variations in the net donor concentration,
although visible in the N d (X) data, were too small to appreciably influence
this curve and so it retains the parabolic shape (E « V 3 / 2 ) characteristic of a
constant value of Nd.
The determination of Acpb(Vr) was not as straightforward. A combination
of the second and third methods of Sec. 2. 2 for determining Acpb(V r) was
used to obtain :accurate results.
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Consider the equation
JS = AT  exp-(gcpb (V r)/ kT)	 (7)
If cpb('^ r ) is to be determined by varying T (for a fixer V r) and observing
JS, variations in cpb as a function of T must also be considered. These
variations are predominantly due to a variation of the Fermi level with
temperature. The variation which is usually assumed is of the form
cp(Vr, T) = CPU (Vr) +a(Vr)"l	 (8)
where
a(Vr) = dT I T = 0
19
i
<a.
Substituting (8) into (7), one obtains
JS = AT2 exp(-q(cpo +aT)/kT)	 (9)
or
qcp I
JS = AT exp (-qm 
I 
exp i kT	 (10)
a	 Rearranging terms and defining
Aeff = A exp k 	 (11)
one obtains
u
h. is /T' = Aefi	 kTexp	 (12)
or, taking natural logarithms
An (JS /T2 ) = AMA eff) -qvo/kT .	 (13)
If we assume that all the reverse leakage is due to thermionic emission over
the barrier, then the measured current, J r, is exactly the saturation current,Js;
is = Jr	(14)
."o-
If a plot is now made of en(J r /T2 ) as a function of 1/T Eqs. (13) and (14)
show a straight linewithslope -gcpo/k and intercept (at 1/T = 0) of An(Aeff)
-This latter intercept may be used with Eq. (11) to give a. Eq. (8) may then ben	
used with the value of epo determined from the slope to calculate cp at the given
yu `	 value of Vr and the temperature of interest. This is essentia L y method 3 of
c. 2.2.
S;
	
	 In practice several problems arise when Acp is determined in this manner.
First of all, data are obtained over a relatively small temperature range,
typically 251
 to 160°C, (298° to 423°K) corresponding to a 1/T range of
—2. 4 x 10- 3
 to-3. 4 x 10 -3 . The intercept must thus be determined by
extrapolating the curve over approximately 2. 5 times the range over which 	 it
data are available. Any error in this procedure greatly affects the measured
value of a. A second problem encountered with this procedure is that it is
desirable to measure Acp with a precision of ±0. 005 eV or better. Our
experience was that it was not possible to measure the slope of the curve
nearly that precisely; thus the measurement of both cpo and a are in doubt by
amounts greater than can be tolerated.
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For these reasons we adopted the following procedure. Rather than hold
Vr fixed and vary temperature, we kept the temperature fixed and measured
Jr as Vr varied. Data were still plotted as before, i. e., log J r /T' versus
1/T, but now only to insure that a straight line Fi t did result. If a straight line
was obtained, the assumption that all the current is due to thermionic emission
over the barrier is probably valid. We then used Eq. (7) to determine qo.
Reverse bias I-V data were taken at various fixed values of junction
temperature. The temperature was kept fixed to better than 0. 1°C throughout
the course of measurement of each of the I-V characteristics. The " true"
absolute junction temperature cannot, of course, be measured directly.
There may well be differences between it and our measured thermocouple
values due to calibration errors and the effects of heat flow. These types
of discrepancy are quite difficult to identify in detail and correct for. It is
far easier to hold a fixed temperature than to know its precise value. We
estimate that our measured temperatures are correct to 0. 5°C. Nevertheless,
this uncertainty does not affect in any serious way a determination of AcPb(Vr)
from Eq. (7) when T is held fixed and Vr is varied.
This result is easily obtained from Eq. (7). The barrier at no reverse
bias is given by
J (0)
CP (0) = .kT In	 S
	
(15)
q
and That at some value of reverse bias, V r, is
	
kT	 JS(Vr' )
cpb (Vr) = q In - —	 (16)
Wlien the procedure just described is followed the two values of " true" junction
temperature are the same even though they may deviate from the measured
values. A simple subtraction gives us
kT J S (0)	 JS(Vr)
	
Ocp(Vr) = cpb (0) - cpb (Vr ) = q
	
In	 z - In A	 (17)
Any error m temperature, 6T, now contributes, in linear fashion, a
corresponding error in Ap(V r)
6Acp _ bT (1$)Acp	 T
Thus, our 1 percent knowledge of temperature yields a 1 percent measurement
of barrier lowering due to electric field. In this manner, the entire
c4)b (em ) curve could be obtained.
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A typical reverse current v:3 voltage curve (with temperature as the
parameter) is shown in Fig. 13. The particular data shown are for a W - (111)
Si contact (A = 9. 3 x 10 -4 emz, N ' I = 3 x 10 14 cm -3 ). Figure 14 is a plot of
log J r /T2 v5 1/T for a field of 1 >. 105 v/cm. For this sample, a reverse bias
of 34 volts was required to produ--e this field at the contact. It should be
noted that in this case an excelle:it fit is obtained and one can be confident
that the reverse current is predominantly due to thermionic current over the
barrier. Such was not always the case, however, as is illustrated by the
results shown in Fig. 15. 'These results were obtained from a low temper aturo
PtSi - (111) Si contact; the three curves were obtained at reverse biases of
10, 70, and 140 volts, corresponding to electric fields of 7 x 10 4, 1. 6 x 105,
and 2. 2 x 10 5 v/cm, respectively. It should be noted that while the data for
the two lower values of field give a good fit, the data for the highest field
,.show a systematic deviation from a straight line, which is most evident at
lower temperatures. It appears that an extra component of leakage current
was present in this sample; thus data obtained from this sample for fields in
excess of 1. 6 x 10 5 volts/cm were suspect and were not used to generate the
:I
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1
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go
Fig. 13 Typical set of
data used to determine
she effects of reverse
bias upon barrier
height.
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Fig. 14 Typical plot of log Jr /T2
VS T -1 used to verify the assump-
tion that the measured values of
Jr, the reverse current, are in-
deed thermionic. The data for
this curve are the same as those
of Fig. 13 at reverse bias corre-
sponding to Emax = 1 X 10 5 volt/cm.
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Fig. 15 Variation of log (Jr• 'T 2 ) vs.
T -1 for three different values of
reverse bias (Em).
cpb(E1n) curves. Whenever a deviation frrom a straight line fit was observed,
it was always in the manner shown in Fig. 15, i. e., it was always an l " excess"
current, which was most evident at low temperatures and high fields.
The results of the barrier lowering measurements are presented in
Figs. 16 through 22, for W, Al, and low temperature PtSi contacts. In each
case, the zero field barrier value is that which was obtained from the forward
I-V characteristic of the diode; the fact that most of the curves join smoothly
to this point is a further argument that the measurement procedure was valid.
The curves are all similar; they show an upward curvature at low fields fol-
lowed by a linear decrease in barrier height with electric field at the higher
values of field, which is consistent with the prediction of Eq. (5).
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Fig. 16 Reverse bias lowering of the tungsten barrier on (100) silicon at
110°C
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Fig. 17 Reverse bias lowering of the tungsten barrier upon (111) Si at 1200C
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Fig. 19 Reverse bias lowering of the Al barrier upon (111) Si at 120°C
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Fig. 21 Reverse bias lowering of the low temperature Pt-Si barrier upon
(100) Si at 95°C
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Fig. 22 Reverse bias lowering of the low temperature Pt-Si barrier upon
(111) Si at 130°C for two different resistivity substrates.
Figure 22 shows the barrier lowering for low temperature PtSi - (111)
Si contacts for two different Si resistivities, 0. 3 and 3 ohm-cm. The fact that
the curves are essentially parallel demonstrates that the barrier lowering does
depend on field rather than applied voltage. For example, at a field of
3.0 x 105 Volts /cm, the applied voltage in the 3 ohm-cm case is 125 volts
while for the 0. 3 ohm-cm device it is only 40 volts (the difference in the two
curves arises principally from the difference in the zero field barrier height).
Thus a single curve can be used for design purposes, and the barrier lowering
at a given voltage can be determined from the voltage and Si resistivity. The
curves given in Figs. 16 through 22 were obtained at the temperatures shown,
all near 100°C. Since most power rectifiers will operate at or near this
temperature, the curves should provide the necessary information for esti-
mating the reverse leakage current of any potential W, Al, or PtSi Schottky
diode. The data shown in Fig. 22 were used to estimate the reverse leakage
for the large area diodes discussed in Sec. 4.
aSection 4
DIODE DESIGN
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4. 1 Forward Specifications
Let us first consider the forward specifications. All calculations in this
section will be based on Eqs. (3), (4), and (5) of Sec. 2. 1. A value of A r 120
amp/cm2 will be used throughout and the barrier parameters used will be those
of Table I. In Fig. 23 we have plotted a number of diode voltage drop curves as
a function of the diode area. The curve labeled " barrier drop" is the required
barrier voltage to produce a current of 25 A at 25°C assuming a low temperature
PtSi- (111) Si Schottky contact. In order to calculate the series resistance of
the epitaxial Si layer, we assume the geometry to be that of a mesa structure.
For this case we may use the curves of Fig. 3 (plane junction curve) to deter-
mine the maximum donor concentration which will support 100V and 20OV. The
values are 5 x 1015 cm -3 and 2 x 1016 cm- 3, respectively, and the corresponding
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Fig. 23 Ideal design curves for 25 A mesa Schottky diodes for both 100 and
200 volt breakdown. It is assumed that avalanche breakdown will occur
at the theoretical maximum, the microplasma free bulk avalanche value.
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resistivities are 1. 1 O-m and 2. 5 0-cm. The required epitaxial thickness for
the mesa geometry is just equal to the depletion width; for the 100V device this
is 5. lµ and for the 200V device the required thickness is 12µ. The correspond-
ing volt-drop in the silicon is then given by V = J p t where J is the required
current density, p is the epitaxial resistivity, and t is the epitaxial thickness.
These results are plotted in the curves labeled " series drop" for the two cases
in question. The curves labeled " total rectifier drop" are the respective
sums of the barrier drop and the series drop. If we ignore the contact losses,
we see that the minimum area possible which will allow us to meet the new
forward specification goals is 0. 22 cm  for the 100V device and 0. 4 cm2
 for
the 200V device. If we assume that the packaging losses add 0. 04 to 0. 05
volt, the new minimum required area becomes 0. 4 cm  for the 100V device
and 0. 55 cmz for the 200V device.
Similar total rectifier drop curves for other choices of contact material
W or crystal orientation are easily obtained from Fig. 23.	 The parasitic series
drop is independent of barrier since it depends only upon reverse blockingwl ,
capability.	 The barrier drop, however, is linear in barrier height. 	 Total
rectifier drop for other barriers are thus obtained by merely shifting the (111)
i
PtSi curve vertically by the appropriate amount.
j	
^j 4.2 Reverse Specifications
Il We now calculate reverse leakage currents at breakdown and 100°C to
determine whether reverse goals are attainable with devices of area large
I enough to meet forward requirements.
x
Barrier heights at 100°C and E m - 3 x 106 •volts/em are presented in
Table II for Al, W, and low temperature PtSi. 	 These values were obtained
from the data of Sec. 3. 3. 	 Table II also gives the reverse leakage current
density corresponding to thermionic emission at 100°C over these field
lowered barriers.
	 The field chosen, 3 x 105 v/cm, is the maximum field that
can be sustained by silicon at ND = 1015 ,	 This value varies very slowly with
doping and since 6% depends only upon electric field and not voltage, the
values of leakage current density listed in Table II are applicable to diodes of
any voltage rating.
We see from Table II and Fig. 23 that a low temperature Pt-Si barrier
on (111) silicon is the most desirable choice for meeting the contract speci-
fication for the 200 volt device.
	 Selecting a junction area of 0. 6 cm  ideally
yields a forward drop of 0. 52 volt and reverse leakage of 6. 6 ma.
	 A choice
i of tungsten as the barrier metal allows one to go to 0. 25 cm z and still keep
to 0. 6 volt forward for the 200 volt device.
	 This decrease in size, however,
is not enough to reduce the reverse current to acceptable levels.
	 The leakage
for a tungsten diode made on (100) material is 85 ma and on (111) silicon
I it is 44 ma.	 Aluminum devices meeting the specifications are also ideally
^j possible.	 We did not pursue this approach, however, as the aluminum-silicon
iI
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TABLE II
Barrier Height and Reverse Therrlionic Current at 100°C and
Junction Field of 3 x 10 6 v/em
Contact Crystal ma
JsMaterial _ Orientation (cp	 volts) cm
Al (100) 0.636 42
Al (111) .602 120
Al (110) .636 42
W (100) .570 330
W (111) .591 175
Low temp Pt-Si (100) .798 0.27
Low temp Pt-Si (111) .680 11
interface is metallurgically unstable. There is a substantial literature on
the migration of silicon onto the aluminum metallizations of integrated circuits.
This problem is apt to be even more serious in power devices which are
normally run at elevated temperatures. We thus selected low temperature
Pt-Si on (111) Si as the harrier material and the mesa geometry as the device
structure for Schottky diode fabrication.
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Section 5
WATER PROCESSING
Conventional planar processing procedures are inadequate to fabricate
high-voltage structures because of field crowding, as was discussed in the
Introductory Technical Discussion. The basic structure chosen in order to
meet the reverse voltage requirements was a mesa structure. Diode fabri-
cation proceeded as follows:
5. 1 Epitaxial Growth
N type silicon is grown epitaxially upon heavily doped n+ substrates.
Resistivity ranges covered were 1 to 40-cm and thicknesses of growth varied
from 10µ to 1511. The specific design objectives for the 200 volt rectifier
were 2. 5 n-cm resistivity and 1211 final thickness.
5.2 Initial Oxidation
A 7000 thick layer of Si02 is next grown upon the epitaxial layer. This
is necessary so as to prevent slip from occurring in the wafer when the wafer
which is next coated with Si 3N4 is subsequently heated to temperatures greater
than 1000°C.
5. 3 Si3N4 Deposition
The wafer is next coated with a Si 3N4 layer 1300p thick. This Si3N4
layer provides the masking material for later mesa diode definition.
5. 4 SiO2 Deposition
Six thousand angstroms of Si02
 are next deposited in order to serve as a
transfer mask material for patterning of the Si 3N4. This is necessary sines
the usual photoresists will not stand up to the hot phosphoric acid etch necessary
to pattern silicon nitride. This SiO 2 also serves as a protective coat for the
silicon nitride layer preventing it from being attacked by the phosphorus-rich
oxidizing atmosphere that we next use to getter impurities from the wafer.
5.5 Getter Cycle
At an early stage in our development program we learned that it was
necessary to introduce an explicit gettering step in the device processing
sequence even though in principle it should not be required. In practice,
epitaxial material, while varying widely, contains substantial amounts of
deep-level impurity centers. These act as generation centers which, if not
removed from the device structure, produce excessive leakage in reverse
31
w:. .
t
u § 1^
bias. Even worse is the interaction of these deep level impurities with
crystalline defects and interfaces in the silicon. Heavy metal impurities may
precipitate out upon vacancy clusters, dislocation lines, and stacking faults.
This leads to geometric local electric field enhancement and thus to break-
down under reverse bias occurring at prematurely low voltage levels.
These problems are more serious in Schottky devices than in p-n junction
devices. There are no boron -rich or phosphorus -rich silica glasses which
are normally incidentally formed in the course of Schottky diode fabrication
as is the case for p -n junction formation. These glasses are well known in
the industry to be getters for metals such as Cu, Fe, and Au although detailed
knowledge of gettering mechanisms is not available and scientific stud y-4s are
only recently beginning to be made. Junction devices thus have the benefit of
a measure of heavy metal gettering which occurs in an inadvertera, incidental
way during the course of th sir fabrication. Notwithstanding this, it is often
necessary to do a final exp^ 'icit getter diffusion cycle, usually tak ,ig the form
of a very heavy phosphorus surface diffusion.
The getter cycle used in our Schottky diode fabricati oa is similar to those
used in junction device preparation. It was not possible in the course of this
work to do a detailed study of gettering. Our approach, instead, was strictly
a utilitarian one. We wanted only to find a cycle which worked and allowed
us to fabricate Schottky diodes whose breakdown voltages approached bulk
planar values and where generation current was not excessive. We developed
a cycle which indeed worked not only upon the lot of epitaxial material used in
its definition--but also upon selected other lots of epitaxial material obtained
from at least two other sources. There was, however, some epitaxial material
for which our cycle simply didn' t work. We believe that the reasons for this
failure are connected with inferior crystalline quality of this latter material.
The wafers next had the 700A thermal oxide removed from the back
surface and were put through our getter cycle. Wafers were preheated in
nitrogen for 5 minutes. Next they were exposed to a vapor stream containing
N2, 02, and POC13 for 30 minutes. The quantities used in diode formation
were 1000 cc /min, 90 cc/min, and 3 cc/min, respectively, flowing through
a tube 63 mm in diameter. At the end of the 30 min the POC13 was shut off while
the N2
 and 02
 continued for 5 more minutes. 02 was next shut off and the
furnace was flushed with pure Ny for 5 minutes longer after which the samples
were removed. The furnace temperature was in all cases 1040°C.
This procedure grows an oxide glass approximately 1500A thick upon
silicon and gives a "predep" having sheet resistance of about 3 to 4
O/o with phosphorus depth as obtained from p-type test wafers of lµ to 2µ.
The glass as formed on polished surfaces is clear and there is no sign of
attack of the original silicon surface.
We arrived at these specifics after a series of experiments performed
upon polished p-type 1 Q -cm test wafers. The oxygen and POC1 3 concentrations
n II
ti
iP^irn a
4
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were varied in order to determine the maximum phosphorus concentration
which could be achieved in both glass and silicon without doing gross damage
to the silicon surface. We were guided in this effort by the attitude that the
more heavily doped was the phosphorous glass the more effective would it be
in Bettering heavy metals. Figure 24 shows the quantity pxj , the product of
sheet resistance and junction depth, for various flow rates of carrier N 2 gas
	
I	 through liquid POC13 kept at both 01 C and room temperature for two different
oxygen concentrations. The surface concentration obviously saturates near
the value of G x 10 -4 0rcm which corresponds to a surface concentration
greater than 5 x 1020
 phosphorus per cm 3 . Throughout the entire range of
Fig. 24 there is no gross attack of the Si surface.
This " predep" cycle was followed by a long slow cooling in 02 to ap-
proximately, 250 0C, after which the wafers are quickly brought to room
temperature. Figure 25 shows the time-temperature cycle.
5. 8 Mesa Definition
The next step is to pattern the Si 3N4 film using standard photolithographic
techniques. Photoresist covers the wafer in those areas where the barrier
is to be formed and which will eventually comprise the Schottky dtade. The
patterning oxide is etched in the usual buffered HF, the photoreMvA if, removed
by means of a hot (2001 C) 112SO4 immersion, and the silicon nitr3dd is etched
away in hot (180'C) H3PO4 . We found it desirable to remove thc• photoresist
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Fig. 24 Product of junction depth and sheet resistance for several different
gettering conditions.
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before the Si 3N4 etch to maintain cleanliness. At this point, Si 3N4 remains
on the wafer in those areas which will end up as mesa Schottky diodes.
5. 7 Mesa Formation
We investigated two methods of mesa formation; oxide etching and acid
etching. In the former a 2p layer of Si0 2 is grown upon the exposed Si areas
by means of a high-tem perature long steam oxidation. This layer is then
removed by a buffered HF etch. The oxidation rate of Si 3N4 is very slow as
compared with that of Si and a layer of Si 3N4 1500A is adequate to prevent the
Si underneath it from being oxidized. The thickness of Si removed is 40 per-
cent of the oxide thickness, so this procedure gives a mesa 8000A high. The
X,	 second method was simply to etch the Si 3N4 patterned wafers in an acid bath
containing HF and HNO 3 in the ratios 1: 20. In this case too, the Si 3N4 is
essentially not attacked by the etch and protects the silicon lying beneath D.
The unprotected Si, however, is attacked by this etch. This etch is slow
(-2 ii/min) and not selective so a smooth surface is obtained. Etch times
were chosen to etch down through the epitaxy. For the final devices the
if	 etch times were 5 to 7 minutes.
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We found no advantage to the oxide etch over the acid etch, and since it
took longer and required thicker Si3N4 layers we dropped it after satisfying
ourselves that the acid etch procedure worked.
5.8 Passivatinn
A passivating oxide approximately 50001 thick is next grown upon the mesa
sides. This is done by means of a 3. 5 hour wet oxidation followed by a 0. 5
hour dry 02 oxidation, both performed at 1000°C.
5. 9 Mesa Strip
k
.a.
The wafer is now ready for barrier formation except for the fact that the
barrier region is still covered by the original nitride and oxide layers. These
are etched away by means of the usual hot phosphoric acid and buffered
hydrofluoric acid etches.
We found that at this point it is advantageous to etch between lµ and 2µ
off the mesa top. This step was originally introduced at an earlier stage of
process definition when the sequence was somewhat different. The getter
cycle then followed mesa formation and passivating oxidation. With this
procedure, every diode subsequently fabricated was a short. We found it
necessary to deposit an additional SiO 2 layer, 60001 thick, over the already
formed mesa tops and edges in order to protect them from the POC1 3 environ-
ment of the getter furnace. Even with this additional protection, however,
5 percent to 10 percent of the diodes formed still showed large ohmic shunt
leakage which saturated with increasing reverse bias.
These experiments were performed with diodes of 10 -2 em2 area, whereas
25 amp diodes require approximately 0. 5 cm  area. Assuming that the density
of shorts is randomly distributed over the area of any wafer even a 95 percent
yield of small diodes results in only 7 percent good large diodes.
An example of this behavior is shown in Fig. 26. This diode shows reverse
leakage current which, at the outset, increases linearly with applied voltage
and which finally saturates at a level far higher than the thermionic value.
This behavior may be understood by means of the model shown in Fig. 27.
We believe that the protective 60001 SiO2 cover is not perfect and that
some component of the phosphorus-rich gas mixture of the POC1 3 getter
furnace penetrates it, attacks the Si3N4 on the mesa top, and dopes the
silicon surface heavily n type. This very likely occurs at mesa edges, since
this is the place where mechanical stresses arising from thermal expansion
and geometry are greatest. When the mesa is subsequently stripped and the
Schottky barrier formed, contact is also made to the heavily doped n+ region.
n
	 This contact is a tunneling Schottky and is thus ohmic. Its conductance at
low applied voltage is determined by the spreading resistance from the
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Fig. 26 Current-voltage characteristic of a diode exhibiting a getter-induced
ohmic barrier shunt.
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Fig. 27 Idealized model of barrier shunt.
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heavily doped region. The current saturates due to the pinching off of the
conductance path by the spreading depletion width of the proper Schottky
region. The specifics of Fig. 26 are consistent with this model. The shunt
resistance calculated from the initial slope at V = 0 is 2. 5 x 102 Ci which
corresponds to the spreading resistance of a pinhole 5p in diameter. It is
noteworthy that the current saturates at about 50 volts which corresponds to
the depletion width of the 2. 5 it-cm material.
This difficulty was completely eliminated for the 10- 2 cm2
 area diodes
by adding the step of etching 1p to 2p off the mesa tops after the getter cycle
and before the barrier formation. This step etches away any heavily doped
regions which may occur, thus removing the cause of the short. This etch
step was found to be useful even in the absence of any n+ shunts. An example
	
tl „	is shown in Fig. 28 which compares reverse characteristics obtained from
	
a"	 typical diodes from two halves of a single wafer. The upper trace, charaeter-
	
^'	 istic of diodes which have been gettered, slow cooled but not mesa etched,
shows no leakage at low values of reverse bias but exhibits microplasma
breakdown starting at 30 volts. The mesa etched devices, on the other
hand, do not show any reverse current other than thermionic out to 160 volts
where they break down via microplasmas. Evidently our getter cycle doesj	 not dissociate and remove all of the heavy metal complexes that are located
near the original Si-SiO 2 interface. Etching away the Si near the interface2 g	 Y
,I	
^I clearly removes the impurities.
The effects of the getter cycle and mesa etching may be seen in statistical
fashion by means of Figs. 29, 30, and 31. Several otherwise identical wafers
were processed in slightly different ways in an attempt to define the most
nearly optimal procedure. The .reverse bias corresponding to 1 ma leakage
(10-1 amp/cm2) was measured for each diode. The results are plotted in
	
_11fi	 Fig. 29. Samples 881 and 881E are two halves of a wafer that was gettered
but not slow cooled. Sample 881E was mesa etched before barrier formation
whereas 881 was not. It is clear that the mesa etching was useful in shifting
the distribution to higher breakdown voltages. Samples 883E and 882E were
both slow cooled and mesa etched differing only in that the phosphorous glass
remained on 882E until after the Pt Si deposition, whereas 883 had its
phosphorous glass removed before Pt-Si formation. The time of removal of
kthe phosphorous glass doesn't seem to make any difference. A comparison
	
r 1	 of 882E or 883E with 881E, however, shows that slow cooling .is beneficial.p,
	
	 Figure 30 shows a similar distribution for 1. 30 material hai ing lower bulk
breakdown which was gettered, slow cooled, and mesa etched. These results
are quite similar to those of 883E or 882E. Another comparison is shown in
Fig. 31. Sample 951 was ungettered but mesa etched, and 952 was gettered,
slow cooled, and mesa etched. Again, the combination of gettering, slow
cooling, and mesa etching gives the superior results.
The process was thus defined by means of experiments on diodes with
10-2 cm2
 area. The original sequence had the getter cycle appearing after
the passivating oxidation. In the course of fabricating the large 25 amp size
d
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Fig. 28 Comparison of two diodes showing the effects of mesa etching.
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devices, however, we found that yields of large diodes and diode quality were
greatly improved by gettering before mesa definition. This, then, is the
process as finally defined.
5. 10 Barrier Format - on
The barrier is now formed by sputtering 60d of Pt onto the wafer while
keeping the wafer at an elevated temperature. The Pt reacts with the exposed
silicon on the mesa tops and the barrier is formed in a way which autnmatically
aligns the metal contact with the SiO2 passivation. The Pt-Si Schottky
metallization covers the entire mesa top, thus preventing edge breakdown.
5. 11 Aqua Regia Etch
The unreacted platinum is removed by etching the wafer in hot (50 1 C) aqua
regia; the platinum is dissolved while the Pt-Si is unaffected.
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5. 12 Final Metallization
The Schottky contact is now built up with successive depositions of 500d
of Mo, lµ of Ni and 100d of silver. The back of the wafer is metallized
with 10001 of Ti and 24 of gold. The upper metallizations were chosen for
the following reasons: Mo to seal and protect the thin barrier metal, Ni to
serve as a solderable metal and also to act as a barrier to solder penetration,
and Ag to prevent the oxidation of the Ni surface. The metallization on the
substrate allows the diode to be eutectic bonded to tungsten. The upper
metallization is then patterned photolithographically. The etch used is
HNO3 : H2SO4 : H2O in the ratios 1: 1: 3.
5.13 Cleave
Diodes are then separated by conventional cleaving.
5.14 Assembly
Rectifier assembly proceeded in two stages. The final 25 amp diodes
have an active area of 0. 6 cm z (0. 307 in) z the chip being (0. 333 in) z . Completed,
pretested chips were first eutectic bonded to 0. 460 inch diameter tungsten
backup plates at a bonding temperature of 500°C. The resulting subassembly
is easy to handle and is thus easily checked for reverse characteristics at
this stage. We considered this check to be a desirable one to do since this
temperature is the highest one that the completed diode sees in assembly.
We anticipated that this cycle would result in significant losses, and wanted
to discard bad diodes before final assembly. We were pleasantly surprised,
however, with almost perfect yields through this step.
The completed tested subassembly is then mounted to its copper header
and has its top lead applied. A completed assembly is shown schematically
in g ig. 32. A tungsten top piece (0.280 in)' is used to spread the current
from the copper lead-in wire to the metallized Schottky barrier. The solders
used were (a) Au-Sn eutectic to bond the tungsten backup plate to the copper
stud, (b) high-lead soft solder to bond the top tungsten piece to the metallized
Schottky diode, and (c) either the soft solder or the Au-Sn to solder the copper
lead to the top tungsten piece. The entire assembly of Fig. 32 was soldered
together in one step by heating it in hydrogen to a temperature of 350°C. The
diode is now ready for standard hermetic sealing. We chose, instead, to
encapsulate the mounted diode in silicone rubber, leaving the top Cu lead
accessible for measurements. This was done in order to avoid any problems
connected with possible contact resistance between the copper lead and the
crimped stainless steel tube of the standard package.
We found it possible to assemble large-area mesa Schottky diodes by
means of the procedure described without degrading their reverse bias char-
acteristics in any serious way. Figure 33 shows the reverse bias character-
istics of two diodes both in chip form and after final assembly. Diode 6-1-5
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Fig. 32 Schematic view of diode assembly.
shows no change in leakage current and no effects of assembly except for
a slightly higher final breakdown voltage. This is likely due to the field
shielding effect of the overlapping contact metallization. Diode 17-1(1, 3)
also exhibits an increase of breakdown voltage in assembled form. It also
shows a slight increase in leakage beyond 70 volts after assembly. As may
be seen from the characteristic jogs in the I-V trace of Fig. 33 (d), this
current is due to the onset of microplasma breakdown. We do not understand
the reasons for the appearance of microplasmas after assembly, but it is not
a common occurrence. In any event, this additional leakage current is not
excessive and does not appear to be the factor determining the diode
breakdown.
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Section 6
RESULTS OB'a'AINED ON LARGE AREA DIODES
6. 1 Reverse Bias--Yield and Qualm
While barrier parameters were determined from experiments done upon
diodes having area 10- 3 cmz and wafer processing procedures were developed
using diodes of 10 -2 cmz area, the bulk of our actual wafer fabrication was
done for diodes having 0. 6 cm  area. This is the size appropriate for the 25
amp, 200 volt diode of the specification as has been described above. Epitaxial
material varying in resistivity from 0. 8 to 3. 4 0-cm was processed. Sixteen
lots of 3-6 wafers per lot have been processed in all. The major focus of
effort in the fabrication of large diodes has been on the improvement of reverse
characteristics.
The mesa process as initially developed with small (10 -2 cmz ) diodes was
not capable of producing high yields of high quality diodes. Initial yields were
at best 1-4 diodes per wafer out of a possible 14 per 2-inch wafer, and the
reverse characteristics of these diodes were typically soft as shown in Fig.
34 (a), or leaky from the outset as shown in Fig. 34 (b). An example of one
such early wafer is shown in Fig. 35. The I-V characteristics of each of the
14 diodes on the wafer is shown in the picture at the position corresponding to
its actual location on the wafer. Most of the diodes break down at low voltages
with only four having blocking capability greater than 50 volts. A room tem-
perature reverse bias characteristic of one of these diodes is shown in Fig.
34 (b) where a nonthermionic component of current is seen even at low voltage.
This extra current is not very temperature dependent, increasing, as may be
seen in Fig. 36, by no more than a factor of 2 at 107°C. While this type of
leakage was thus not overly serious insofar as the 100°C reverse leakage
contract specifications were concerned, we felt it desirable to eliminate it
and achieve more nearly ideal room temperature reverse currents. Small
adjustments were made in the processing sequence which had the eventual
result of improving yield, uniformity, and diode quality. The final process
sequence resulting was described above in Sec. 5.
The last three lots were all processed in a disciplined manner. No
process variations were made and material was put through in a sustained
manner in order to get some feeling for reproducibility and yield. A typical
wafer from these three last lots is shown in Fig. 37 (a) and the best wafer
is shown in Fig. 37 (b). These wafers show that high-quality diodes can be
fabricated even in this large diode size at yields greater than 70 percent.
Figure 38 shows the distribution of breakdown voltages for all seven
wafers of these last three lots. In no case was the yield of diodes having
breakdown voltage above 100 volts less than 50 percent. For the best wafer
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Fig. 34 Reverse characteristics illustrating soft characteristics and excess
leakage at low voltage.
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Fig. 35 Spatial di5iribution of ru% , urse diudu characteristics for a wafer from
one of the early lots.
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Fig. 36 Reverse bias characteristic at 107°C for the leaky diode of Fig. 34 (b).
The leakage current is essentially unchanged from its room temperature
value.
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Fig. 37 Wafer maps of reverse diode characteristics for a typical and the
k Est wafer from the later lots.
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rig. 38 Distribution of breakdown voltages for the wafers of the later lots.
the yield was 93 percent. The measured breakdown voltage distributions of
some typical early diodes and those of the last three lots are shown again in
Fig. 39 where a comparison is made between them and Vmax, the theoretical
maximum value. Vmax is the microplasma free bulk avalanche breakdov..i
voltage corresponding to the resistivity of each diode. There is some indication
in :Pig. 39 that it becomes progressively more difficult to achieve large
fractions of Vmax in practice as the voltage rating increases. The results of
the early lots cluster near the line V = 0.5 Vm ax for diode voltages greater
than 100 volts. The last three lots are somewhat better with some wafers
exhibiting diode breakdown voltages that ex.eed 70 percent of Vmax.
Many of the diodes exhibited " pushiness" in their room temperature
reverse bias characteristics. Thai` is, the device avalanche breakdown slowly
moves out *o higher values through the course of measurement, finally saturating
after a minute or so at values 10 to 20 volts higher than at the outset. This
is a well-known phenomenon in reverse biased passivated p-n junctions. It
is characteristic of diodes where for some reason or other, avalanche
multiplication takes place at the silicon surface where the p-n junction
intersects the Si02 passivation. As the multiplication process continues,
electrons fron. the avalanching region are accelerated towards the passivating
oxide, tunnel into it, and are trapped. These trapped electrons act to reduce
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Fig. 39 Comparison of actual measured diode breakdown voltages with
theoretical maxima.
the local electric field, thereby allowing greater applied bias to be applied
before avalanche occurs. We conclude that our " pushy" mesa Schottky
diodes likewise have their highest electric field region at the intersection
of the Schottky barrier with the passivating oxidation.
When avalanche breakdown occurs it takes place there, right at the
periphery of the mesa top. We do not know the reason for this field enhancement
at the diode periphery. A possible cause, however, is an increased concen-
tration of dopant near the passivated silicon surface produced during the step
of mesa passivation due to rejection of phosphorus from the growing oxide.
Fast, wet oxidations, such as we have used in our mesa passivation step,
enhance this phosphorus pileup. Additional work is required to clarify this
point. If surface pileup is indeed at fault, its elimination may extend practical
values of breakdown voltage to larger fractions of Vmax.
49
8
t
'	 3'u1	 .,.
a9r
^^ 4
ftt
The reverse characteristics of two diodes are shown in Figs. 40 and 41.
Figure 40 is typical of the results obtained in our early lots, and Fig. 41 is
typical of the last three lots. Results are shown for both room temperature
and for 125°C. The diode of Fig. 41 shows very low leakage at room tempera-
ture and an ideal characteristic at 125°C out to approximately 100 volts reverse
bias. The reverse current begins at 1 ma near V = 0 and increases to 11 ma
at 100 volts. These values are completely accounted for by calculating the
thermionic emission current over the Schottky barrier. The low voltage
value of 1 ma corresponds to thermionic current over a barrier of 0. 79 eV
as determined by forward current measurements made on test diodes on the
same wafer. The reverse thermionic current increases to 7 ma at 80 volts
reverse bias due to 55 my of barrier lowering associated with the barrier
field of 1. 8 x 10 6
 v/cm at 80 volts. Above 80 volts, additional nonideal cur-
rent appears and the diode finally breaks down at 120 volts. Thermionic
barrier current is also seen in Fig. 40 (b). It is the same magnitude as that
in Fig. 41, except here it is added to the nonideal leakage component which
appears to be unchanged from room temperature. All of the good diodes from
the last three lots as well as many of the early diodes exhibited theoretical
saturation current out to electric fields of approximately 2 x 10 6 v/cm for
temperatures above 100°C.
In the course of our fabrication of large diodes we processed epitaxial
material produced in many separate runs obtained from three entirely different
sources. It is not possible for us to come to any precise conclusions about
the correlation between epitaxial quality and reverse breakdown. Neverthe-
less, some comments are in order.. As was stated above, we were unable to
get reasonable yields from material supplied by one of our sources while
getting good results from other suppliers' wafers processed in the same
way. We conclude from this that there is some minimum level of epitaxial
crystalline quality and purity required for the successful fabrication of mesa
Schottky diodes. There was no explicit specification on the crystalline quality
of the other two suppliers' material. This leads us to the belief that ordinary,
production run material of reasonable quality is adequate for high yieldfab-
rication, and ultrahigh quality is unnecessary.
A specific example buttressing this belief is given in Fig. 42 where
photomicrographs of several different regions of diode (1, 2) of wafer 17-1
are shown. At least three different kind:_ of crystalline defect are present
in this diode as well as a process induced defect. Dislocations occurring
near and at the mesa edge may be seen in Fig. 42 (c); dislocation lines are
visible in 42 (d); and unidentified fine scale growth defect is shown in 42 (a);
and a hole in the mesa caused by a pinhole in the Si 6N4 layer is evident in
Fig. 42 (b). Notwithstanding all these defects, this diode is the best diode
of wafer 17-1, exhibiting voltage breakdown greater than 130 volts. This
may be seen in Fig. 43 (a). Needless to say, there are defects that will
result in shorted diodes. Each of the diodes of wafer 17-1 that exhibit low
voltage breakdown; (4, 1), (4, 2), and (5, 3), has a gross defect associated
50
°N
I /
4.
l
,V
d,
Fig. 40 Comparison of room temperature leakage of a leaky diode with that
at 12YC.
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Fig. 41 Room temperature and 125°C reverse characteristics for nearly
ideal diode.
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with it. Diode (5, 3) has had a corner chipped off [Fig. 43 (b)], diode (4, 1)
has an epitaxial growth hillock [Fig. 43 (c)], and (4,2) shows an assembly of
micron-sized defects which may be impurity precipitates localized in a well-
defined area [Fig. 43 (d)].
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We judged that the major uncertainties as to basic device feasibility were
connected with the problems of reverse bias, as discussed above. Reverse
bias data are acquired most conveniently and quickly on diodes which have been
completely processed but which are still in wafer form. Accordingly, we
devoted the bulk of our processing effort to wafer fabrication and were able
to assemble only a limited number of finished diodes. It is, unfortunately,
impossible to measure the forward characteristics of unmounted diodes. We
thus do not have enough experience to be able to project the same kind of
yield and quality data for forward as for reverse. We do, however, have
quite enough data on assembled diodes to (a) demonstrate device feasibility
and (b) indicate problem areas which will require additional effort.
6.2 Forward Characteristics
Detailed forward I-V characteristics for three assembled diodes are
given in Figs. 44 and 45. Diode 2-15-3, shown in Fig. 44, was fabricated
on 1 n-cm epitaxial material 104 thick. The current increases at room
temperature exponentially with applied voltage from 10 µamp to 1 amp
forward at the rate of 64 m y per decade. This leads to an II n" value in the
hj
Fig. 44 Forward bias I-V
characteristics for relatively
heavily doped diode.
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er,
expression
exp 4vI = Is	
nkT
of 3. 08. Above 1 amp the current increases less rapidly than exponentially
due to the series resistance of the diode. The measured value of series
resistance, Rs, obtained from the data of Fig. 44 is 2. 4 x 10- 3 ohm. The
value of the semiconductor bulk series resistance calculated from the mea-
sured resistivity and epitaxial thickness is 1. 8 x 10-3 ohms. This Schottky
rectifier is thus near ideal in its forward characteristics; having an " n"
value close to unity, and exhibiting a series resistance very close to the
bulk value. This diode has current handling capability greater than 100 amp
since its epitaxial voltage drop is so small.
Diode 6-1-4, shown in Fig. 45, was made on 2. 9 0-cm epitaxial material
12p thick. The " n" value in this case is 1. 07, and the measured ohmic series
resistance is 6 x 10 -3 ohms. This value, once again, corresponds very closely
to the value of 5. 8 x 10- 3 ohms calculated from the resistivity and thickness
of the epitaxy. A comparison of this diode with 2-15-3 shows how much more
serious the parasitic epitaxial voltage drop is for this higher resistivity.
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Also shown in Fig. 45 is the I-V characteristic of diode 17-1-(1, 3). This diode
is quite similar in construction to 6-1-4. The epitaxy here is 3. 2 ohm cm
11. 3p thick, giving a diode epitaxial resistance of 6 x 10 -3
 ohms. The forward
characteristic of this diode, however, is far from ideal. Current rises
exponentially with applied voltage at the reasonable rate of 63. 8 m y per decade
for an " n" of 1. 06. The measured series resistance in this case, however,
is 25 milliohms.
y^e
There is clearly extra resistance in this rectifier over and above that of
the epitaxial silicon which introduces very large parasitic voltage drops at
high currents. At 10 amp, for example, the series drop for this rectifier
is 250 mv, more than four times the proper value.
I This additional resistance shows up on many, but not all, of our
assembled diodes. Independent measurements of the epitaxial thickness
and resistivity were made on test elements from most of the wafers that
yielded finished, assembled diodes. Table III lists these values and the
epitaxial resistance, Repi, derived from them together with the experimental
values of, Rs, the diode series resistance. These are also plotted in Fig. 46.
Several things are noteworthy. First, there is variation from wafer to wafer
in the degree to which R s
 approaches Rep-. Second, there is also considerable
variability even within a single wafer. Wafer 7-1, for example, exhibits a
resistance variation of nearly a factor of 2. Finally, while the data are
quite sparse, there is a slight indication from Fig. 46 that the deviation of
Rs from Repi increases with epitaxial resistivity.
We did not anticipate this difficulty and were unable in the course of the
contract period to do enough additional work to determine its origin and to
eliminate it. We, thus, do not know the detailed nature and specific origin
of this extra resistance. It must, however, arise from imperfect electrical
contact somewhere between the top tungsten electrode and the Schottky barrier.
	
I	 Consider the diode contact metallization shown schematically in Fig. 47. All
of its constituent metal layers, PtSi, Mo, Ni, Ag, can form high resistance
oxide or sulfide films. These films, if formed at any point in the course of
	
l'	 the contact buildup, will not be reduced at the moderate temperature of the
	
; a	 subsequent assembly in hydrigen and will contribute additional resistance.
	
'	 From the variability in Rs we suspect that the basic problem is one of
patchiness. While there maybe good low-resistance metal-to-metal contact
over some of the diode area, there is poor contact over the rest. The entire
contact metallization is .less than 2p thick with lateral sheet resistance of
approximately 50 milliohms per square. Thus, for example, if the top
solder wets only part of the metallized mesa top, the lateral IR drop in
the 50 milliohms per square metallization essentially biases off those regions
	
s;	 of the rectifier not directly under the wetted area. The effective diode areais thus directly reduced and the resistance increased. The situation is even
worse if there is only partial contact between the constituent layers of the
metallization. In this case the lateral sheet resistance is higher still.
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TABLE III
Resistance of Mounted Diodes
Measured
Diode Resistance p t Repi
No. (milliohm) (ohm-cm) (microns) (milliohm)
1-34-2 2 0.77 11.5 1.5
1-34-3 2
2-15-3 2.4 1 11 1.8
6-1-1 10 2.9 12 5.8
6-1-2 6
6-1-3 6
6-1-4 6
6-1-6 7
6-2-1 10 2.9 12 5.8
6-2-2 10
6-3-2 8 2.9 11 5.3
6-3-3 8
6-3-4 8
6-3-6 7
6-5-4 10 2.9 12 5.8
7-1-3 15 3.0 13 6.5
7-1-5 15
7-4-1 13 3.0 13 6.5
7-4-2 9
7-4-4 7
7-4-6 9
7-4-8 7
7-5-1 9 3.0 13 6.5
7-5-2 7
17-1(1,2) 16 3.2 11. 3 6
17-1(1, 3) 25 6
17-4(2,2) 15 3.4 11.5 6.5
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This problem is more serious for Schottky diodes than for junction
devices. In the case of junction devices, minority carriers are injected
across the barrier. These diffuse laterally a substantial distance in the
course of their lifetime before recombination; thus nonuniformities in elec-
trical contact are smoothed out even at low injection levels. At high levels
o:° injection, of course, the entire active region is floodec with a highly con-
acting electron-hole plasma. Schottky devices have little hole injection so
this mechanism of making up for nonuniform electrical contact doesn' t
operate. In addition, the usual p-n junction power device has deep diffusions
and thus several microns of heavily doped silicon to help laterally spread
current.
This problem of Schottky contact metallization is thus a unique and critical
one. It inlay in principle be attacked by making the diode area larger. Our
diodes are, however, 0. 6 cma in area already. Any additional increase that
would scale down the resistance by a substantial factor would result in very
low yields. These metallization problems must therefore be approached head-
on and the factors leading to the additional resistance and its variability
identified and eliminated. We have demonstrated feasibility in that several
of our diodes do indeed have resistances that are within several percent of
Rs. There is thus nothing inherent in either the Schottky diode or our
metallization which prevents good contact. More work devoted specifically
to this area is required.
G	 6. 3 Test Results
Each of the diodes delivered was characterized in both forward and reverse
directions. The results are prevented in tabulated form in Table IV. Data
y	 presented are: (1) detailed current-voltage characteristics out to 40 amp
I	 forward; (2) measured value of diode series resistance; (3) calculated valueof epitaxial resistance for those wafers measured; (4) the reverse bias at
p	 which the current is 50 ma at room temperature; (5) the reverse bias at which
the current is 50 ma at temperatures greater than 100°C measured prior to
final assembly; (6) the barrier drop at 25 amp forward obtained by subtracting
the ohmic drop from the measured diode bias at 25 amp; (7) Vmax, the
theoretically maximum breakdown voltage, and (8) F, the ratio of V (50 ma)
to Vmax.
As was discussed above, we were unable to reach Vmax, the theoretically
maximum breakdown voltage for these mounted diodes. Except for the more
lj	 heavily doped material where values near 0. 8 were achieved, the fraction of
G
_
Vmax that was attained was near 0. 5.
The forward characteristics of many of the assembled diodes exhibitedj t	 series resistance greater than Rs, the epitaxial resistance, as was discussed
	 1
z	
above. This problem is especially serious for high-voltage diodes where Rs
	^w
is substantial since the extra resistance seems to scale with Rs. An actuala9	 y:=
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6-5-4
226
244
262
286
306
325
350
370
391
424
463
491
548
570
660
762
10
5. 8
100
104A
408
1-1-3
212
230
24P
2'44
293
314
339
359
381
407
448
493
5 42
593
718
895
15
6.5
100 A
105A
480
'i -4-2
231
276
30o
331
362
384
41:7
440
469
508
561
5t•4
670
7-1
b
E. 5
i IGA
108A
526
. 42
7-4-4
254
292
118
J40
368
389
412
443
469
506
554
574
650
739
7
6. 5
122
108..
531
.47
TABLE IV (Continued)
7-5-1
2na
230
254
281
304
324
350
370
392
424
454
492
550
575
1i 76
814
9
6. 5
108
1104
507
.42
V (mv)
I (amp)	 6-3-6
IKIO"^	 2'12
2	 244
4	 260,
1 n 10 -1	295
2	 316
4	 336
1X10"1 	362
2	 381
4	 403
1	 433
2	 458
4	 491
8	 538
19	 556
20	 628
40	 708
Hy 4mil/
	 7
Hyp1 (m(1)	 5. 3
V (50m^) 27CM 120A
V (50)>100• C	 120A
Vext(25A)mv	 513
vm
1	 .51
7-1-5	 7-3-1	 7-3-2	 7-4-1
203	 149	 217	 206
221	 202	 248	 238
242	 228	 -i2	 263
267	 276	 305	 293
286	 304	 327	 :423
Job	 329	 349	 337
J3•	 360	 376	 364
354	 384	 399	 385
377	 4!4	 425	 408
414	 446	 466	 443
448	 514	 512	 476
41#6	 58:	 576	 525
570	 708	 675	 596
G02	 750	 717	 620
725	 907	 858	 742
870	 1.080	 1.022	 894
15	 30	 22	 13
6.5	 6.5
14UA	 112	 120A	 115A
105A	 110	 125A 108A
W	 527	 544	 52G
260
.44
7-4-6	 7-4-8
221
256
294
319	 251
342	 318
369	 351
390	 376
414	 400
445	 433
474	 460
514	 494
566	 542
589	 562
s80	 636
785	 724
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648
743
7
6
120	 ` -
120
520
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value of R, 30 percent greater than Rs at 1. 5 milliohms, adds only 13 my
extra voltage drop at 25 amp. Even a factor of 2 is not too serious a matter
for a low resistance diode such as 1-34-2. In this case the extra resistance
would increase the diode drop at 20 amp forward by only 20 m y from the actual
value of 549 to 569 mv. With higher resistivity material, it is quite another
matter. A comparison of diode 6-1-4 with Rs of 6 milliohm with its sister
diode 6-1-1 having 10 milliohms shows a full 100 my
 extra parasitic drop at 20 amp.
A histogram showing the distribution of barrier voltages at 25 amp is
shown in rig. 48. As expected, these large diodes show more spread in
forward characteristics than do the 10 -3cm2 and 10-2Cm2 devices used for
material characterization. The observed spread is only about 40 mv,
however. We expect that disciplined processing will reduce this number.
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Pt-Si -<III> Si
10	 A = 0.6 =2
U)Uj0 8c
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BARRIER DROP (0)
Fig. 48 Distribution of measured barrier drops for assembled diodes.
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Section 7
REVERSE RECOVERY TIME
Np
4
F
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k,^ of
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It is extremely difficult to measure short recovery times at large current
values. We therefore did not measure the reverse recovery times of the
final 25 amp rectifiers. We did, however, measure recovery times for several
smaller (10- 2 em2 ) mesa Schottky rectifiers that were processed in exactly
the same manner as were the large diodes. These measurements were made
at current density equal to or greater than the 42 amp/cm 2 corresponding to
the rated 25 amp of the large diodes. A typical result is shown in Fig. 49.
The circuit used for the measurement is also shown. The diode header used
was not properly matched to 500, so severe reflections are seen. Neverthe-
less, there is a small difference between the zero reverse bias and the 10
volt reverse bias current waveforms.
The -10 volt curve lies below the zero bias curve after the forward
current pulse ends indicating a small amount of charge being swept out by
the -10 volt reverse bias. There is thus some small amount of minority
carrier insertion. This reverse recovery current is, however, gone within
20 to 30 nsec.
a	
Ia 0.4
w	 500	 50II
V	 n	 n_Yl
0.2r	 I	 ^-^-
BIAS
10 V REVERSE
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1 In sec)
F;,g. 49 Reverse recovery time after 60 A/cm2
 forward pulse.
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Section 8
SUMMARY AND CONCLUSIONS
Our progress in Schottky diode development to date may be summarized
as follows:
8. 1. 1 Barrier Fabrication
We have developed inanufacturable, reproducible methods for fabricating
Schottky diodes and for the metals w', Al, low temperature Pt-Si and con-
ventional Pt -Si.
8. 1. 2 Barrier Height Measurements
Barrier heights for the above metals have been determined for the major
crystallographic di: ections of n-silicon.
8. 1. 3 Harrier Lowering
Barrier lowering under reverse bias for W, Al, and low temperature
Pt-Si has been measured allowing us to accurately predict reverse junction
leakage for any specific diode design.
8.1.4 Processing
We have developed a process i ng sequence which results in the fabrication,
at high yields, of large area (0. S Mn 2 ), high-quality, mesa geometry Schottky
diodes exhibiting only thermionic leakage current. This process has worked
slicessfully on several different lots of epitaxial material obtained from
several sources.
8. 1. 5 Practical Breakdown Values
Test data for large area mesa diodes show that under practical processing
conditions avalanche breakdown occurs at reverse voltages that are between
50 and 80 percent of the theoretical values. These values represent practical
design limits.
8. 1. 6 Lffects of Assembly on Reverse C.iaracteristies
We have demonstrated the feasibility of an assembly procedure which
does not degrade the reverse characteristics of near ideal Schottky pellets
of large area.
r
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8. 1. 7 Diode Resistance
We have demonstrated that it is feasible to assemble power Schottky
diodes exhibiting ohmic resistance within a few percent of the theoretical
epitaxial value.
d.2 Conclusions
The dominant thrust of our development program to date has been directed
towards improving reverse Schottky characteristics. We have, we believe,
succeeded in this effort to the point where additional major process develop-
ment is not necessary. The mesa Schottky structure is the most desirable
configuration for high voltage ratings (> 50 volts) and wc! have high confidence
that our process can fabricate it with high yields. Our experience that
practical values of avalanche breakdown are no more than 80 percent of
theoretical at 200 volts lead us to conclude that it is not practically feasible
to make a 200 volt Schottky diode which meets the contract design goals.
Attractive practical designs are, nevertheless, still feasible at lower voltage
ratings where the epitaxial resistance is not quite as large.
There is one area where additional wafer process refinement is most
desirable. We believe that it would be advantageous to more nearly optimize
the step of mesa passivation. This will likely result in diodes that break down
at a consistently higher fraction of the theoretical voltage limit.
We have learned from our assembly work that there are unforeseen
problems connected with the diode metallization and with diode soldering
procedures. Contact buildup is an important requirement for Schottky diodes
in general and an especially critical one for 'large area diodes. With the main
focus of our phase 1 and 2 efforts on wafer fabrication, we have not been able
to address sufficient effort toward studying and optimizing metallization and
soldering. We have shown the feasibility of low resistance assembly for the
mesa structure. We do not, however, have enough experience as yet to be
able to define an assembly procedure that will consistently yield diodes
exhibiting theoretical values of ohmic resistance. Additional effort is most
desirable here.
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